上海双岭电子有限公司

CC4076

4 BIT D TYPE REGISTERS

- THREE STATE OUTPUTS
- INPUT DISABLE WITHOUT GATING THE CLOCK
- GATED OUTPUT CONTROL LINES FOR ENABLING OR DISABLING THE OUTPUTS
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD N. 13A, " STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES "



DESCRIPTION

The **CC4076** (extended temperature range) and **CC4076** (intermediate temperature range) are monolithic integrated circuit, available in 16 lead dual in line plastic or ceramic package and plastic micropackage.

The **CC4076** types are four-bit registers consisting of D-type flip-flops that feature three-state outputs. Data Disable inputs are provided to control the entry of data into the flip-flops. When both Data Disable inputs are low, data at the D inputs are loaded into their respective flip-flops on the next positive transition of the click input. Output Disable inputs are also provided. When the Output Disable inputs are both low, the normal logic states of the four outputs are available to the load. The outputs are disabled independently of the clock by a high logic level at either Output Disable input, and present a high impedance.

PIN CONNECTIONS



FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATING

Symbol	Parameter	Value	Unit
V_{DD} *	Supply Voltage: **HCC** Types **HCF** Types	-0.5 to +20 -0.5 to +18	V V
V_i	Input Voltage	-0.5 to V_{DD} + 0.5	V
I_I	DC Input Current (any one input)	± 10	mA
P_{tot}	Total Power Dissipation (per package) Dissipation per Output Transistor for Top = Full Package Temperature Range	200 100	mW mW
T_{op}	Operating Temperature: **HCC** Types **HCF** Types	-55 to +125 -40 to +85	^oC ^oC
T_{stg}	Storage Temperature	-65 to +150	^oC

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.

* All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage: **HCC** Types **HCF** Types	3 to 18 3 to 15	V V
V_I	Input Voltage	0 to V_{DD}	V
T_{op}	Operating Temperature: **HCC** Types **HCF** Types	-55 to +125 -40 to +85	^oC ^oC

LOGIC DIAGRAM



TRUTH TABLE

RESET	CLOCK	DATA INPUT DISABLE		DATA D	NEXT STATE OUTPUT G	
		G1	G2			
1	X	X	X	X	0	
0	0	X	X	X	Q	NC
0	⎍	1	X	X	Q	NC
0	⎍	X	1	X	Q	NC
0	⎍	0	0	1	1	
0	⎍	0	0	0	0	
0	1	X	X	X	Q	NC
0	⎎	X	X	X	Q	NC

When either Output Disable M or N is high, the outputs are disablesd (high impedance state): however sequential operation of the flip-flop is not affected.
1 = High Level, 0 = Low Level, X = Don't Care, NC = No Change

STATIC ELECTRICAL CHARACTERISTICS (over recommended operating conditions)

Symbol	Parameter		Test Conditios				Value							Unit
			V_I (V)	V_O (V)	$\|I_O\|$ (µA)	V_{DD} (V)	T_{LOW} * Min.	T_{LOW} * Max.	25 °C Min.	25 °C Typ.	25 °C Max.	T_{HIGH} * Min.	T_{HIGH} * Max.	
I_L	Quiescent Current	HCC Types	0/5			5		5		0.04	5		150	µA
			0/10			10		10		0.04	10		300	
			0/15			15		20		0.04	20		600	
			0/20			20		100		0.08	100		3000	
		HCF Types	0/5			5		20		0.04	20		150	
			0/10			10		40		0.04	40		300	
			0/15			15		80		0.04	80		600	
V_{OH}	Output High Voltage		0/5		< 1	5	4.95		4.95			4.95		V
			0/10		< 1	10	9.95		9.95			9.95		
			0/15		< 1	15	14.95		14.95			14.95		
V_{OL}	Output Low Voltage		5/0		< 1	5		0.05			0.05		0.05	V
			10/0		< 1	10		0.05			0.05		0.05	
			15/0		< 1	15		0.05			0.05		0.05	
V_{IH}	Input High Voltage			0.5/4.5	< 1	5	3.5		3.5			3.5		V
				1/9	< 1	10	7		7			7		
				1.5/13.5	< 1	15	11		11			11		
V_{IL}	Input Low Voltage			4.5/0.5	< 1	5		1.5			1.5		1.5	V
				9/1	< 1	10		3			3		3	
				13.5/1.5	< 1	15		4			4		4	
I_{OH}	Output Drive Current	HCC Types	0/5	2.5		5	-2		-1.6	-3.2		-1.15		mA
			0/5	4.6		5	-0.64		-0.51	-1		-0.36		
			0/10	9.5		10	-1.6		-1.3	-2.6		-0.9		
			0/15	13.5		15	-4.2		-3.4	-6.8		-2.4		
		HCF Types	0/5	2.5		5	-1.53		-1.36	-3.2		-1.1		
			0/5	4.6		5	-0.52		-0.44	-1		-0.36		
			0/10	9.5		10	-1.3		-1.1	-2.6		-0.9		
			0/15	13.5		15	-3.6		-3.0	-6.8		-2.4		
I_{OL}	Output Sink Current	HCC Types	0/5	0.4		5	0.64		0.51	1		0.36		mA
			0/10	0.5		10	1.6		1.3	2.6		0.9		
			0/15	1.5		15	4.2		3.4	6.8		2.4		
		HCF Types	0/5	0.4		5	0.61		0.44	1		0.36		
			0/10	0.5		10	1.		1.1	2.6		0.9		
			0/15	1.5		15	3.6		3.0	6.8		2.4		
I_{IH}, I_{IL}	Input Leakage Current		0/18	Any Input		18		±0.1		$±10^{-5}$	±0.1		±1	µA
			0/15			15		±0.3		$±10^{-5}$	±0.3		±1	µA
I_{OH}, I_{OL}	Input Leakage Current	HCC Types	0/18	0/18		18		±0.4		$±10^{-4}$	±0.4		±12	µA
		HCF Types	0/15	0/15		15		±1.0		$±10^{-4}$	±1.0		±7.5	µA
C_I	Input Capacitance			Any Input						5	7.5			pF

* T_{LOW} = -55 °C for **HCC** device: -40 °C for **HCF** device.

* T_{HIGH} = +125 °C for **HCC** device: +85 °C for **HCF** device.

The Noise Margin for both "1" and "0" level is: 1V min. with V_{DD} = 5 V, 2 V min. with V_{DD} = 10 V, 2.5 V min. with V_{DD} = 15 V

DYNAMIC ELECTRICAL CHARACTERISTICS (T_{amb} = 25 ^{o}C, C_L = 50 pF, R_L = 200 KΩ, typical temperature coefficent for all V_{DD} values is 03 %/^{o}C, all input rise and fall times= 20 ns)

Symbol	Parameter	Test Conditions		Value			Unit
			V_{DD} (V)	Min.	Typ.	Max.	
t_{PLH} t_{PHL}	Propagation Delay Time (Clock to Q Output)		5		300	600	ns
			10		125	250	
			15		90	180	
t_{PHL}(R)	Propagation Delay Time (Reset)		5		230	460	ns
			10		100	200	
			15		75	150	
$t_{P(1-H)}$ $t_{P(0-H)}$	3-State Output 1 or 0 to High Impedance	R_L = 1KΩ	5		150	300	ns
			10		75	150	
			15		60	120	
$t_{P(H-1)}$ $t_{P(L-1)}$	3-State High Impedance to 1 or 0 Output	R_L = 1KΩ	5		150	300	ns
			10		75	150	
			15		60	120	
t_W	Clock Pulse Width		5	200	100		ns
			10	100	50		
			15	80	40		
t_W	Reset Pulse Width		5	120	60		ns
			10	50	25		
			15	40	20		
t_{setup}	Data Setup Time		5	200	100		ns
			10	80	40		
			15	60	30		
t_{setup}	Data Input Disable Setup Time		5	180	90		ns
			10	100	50		
			15	70	35		
f_{max}	Maximum Clock Frequency		5	3	6		MHz
			10	6	12		
			15	8	16		
t_r, t_f	Clock Input Rise or Fall Time		5	15			µs
			10	5			
			15	5			