



上海双岭电子有限公司


CC4035

4 STAGE PARALLEL IN/PARALLEL OUT SHIFT REGISTER

- 4 STAGE CLOCKED SHIFT OPERATION
- SYNCHRONOUS PARALLEL ENTRY ON ALL 4 STAGES
- JK INPUTS ON FIRST STAGE
- ASYNCHRONOUS TRUE/COMPLEMENT CONTROL ON ALL OUTPUTS
- STATIC FLIP-FLOP OPERATION; MASTER-SLAVE CONFIGURATION
- BUFFERED INPUTS AND OUTPUTS
- HIGH SPEED 12MHz (Typ.) at $V_{DD} = 10V$
- QUIESCENT CURRENT SPECIF. UP TO 20V
- STANDARDIZED SYMMETRICAL OUTPUT CHARACTERISTICS
- 5V, 10V AND 15V PARAMETRIC RATINGS
- INPUT LEAKAGE CURRENT
 $I_I = 100nA$ (MAX) AT $V_{DD} = 18V$ $T_A = 25^\circ C$
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC JESD13B "STANDARD SPECIFICATIONS FOR DESCRIPTION OF B SERIES CMOS DEVICES"

DESCRIPTION

The CC4035 is a monolithic integrated circuit fabricated in Metal Oxide Semiconductor technology available in DIP and SOP packages. This device is a four stage clocked signal serial register with provision for synchronous PARALLEL inputs to each stage and SERIAL inputs to the first stage via JK logic. Register stages 2, 3, and 4 are coupled in a serial D flip-flop configuration when the register is in the serial




ORDER CODES


PACKAGE	TUBE	T & R
DIP	CC4035	

mode (PARALLEL/SERIAL control low). Parallel entry into each register stage is permitted when the PARALLEL/SERIAL control is high. In the parallel or serial mode information is transferred on positive clock transitions. When the TRUE/COMPLEMENT control is high, the true contents of the register are available at the output terminals. When the TRUE/COMPLEMENT control is low, the outputs are the complements of the data in the register. The TRUE/COMPLEMENT control functions asynchronously with respect to the CLOCK signal. JK input logic is provided on the first stage SERIAL input to minimize logic requirements particularly in counting and sequence generation applications. With JK inputs connected together, the first stage becomes a D flip-flop. An asynchronous common RESET is also provided.

PIN CONNECTION




INPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION

PIN No	SYMBOL	NAME AND FUNCTION
9, 10, 11, 12	PI-1 to PI-4	Parallel Inputs
1, 15, 14, 13	Q1/Q̄1 to Q4/Q̄4	True/Complement Outputs
5	RESET	Reset Input
4, 3	J, K	Serial Inputs
6	CLOCK	Clock Input
7	P/S	Parallel/Serial Control
2	T/C	True/Complement Control
8	V _{SS}	Negative Supply Voltage
16	V _{DD}	Positive Supply Voltage

FUNCTIONAL DIAGRAM




TRUTH TABLE

CLOCK	t _{n-1} (Inputs)				t _n (Outputs)
	J	K̄	R	Q _{n-1}	Q _n
—	L	X	L	L	L
—	H	X	L	L	H
—	X	L	L	H	L
—	H	L	L	Q _{n-1}	Q̄ _{n-1} Toggle Mode
—	X	H	L	H	H
—	X	X	L	Q _{n-1}	Q _{n-1}
X	X	X	H	X	L

X : Don't Care

LOGIC DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	-0.5 to +20	V
V_I	DC Input Voltage	-0.5 to $V_{DD} + 0.5$	V
I_I	DC Input Current	± 10	mA
P_D	Power Dissipation per Package	200	mW
	Power Dissipation per Output Transistor	100	mW
T_{op}	Operating Temperature	-55 to +125	°C
T_{stg}	Storage Temperature	-65 to +150	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

All voltage values are referred to V_{SS} pin voltage.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V_{DD}	Supply Voltage	3 to 18	V
V_I	Input Voltage	0 to V_{DD}	V
T_{op}	Operating Temperature	-55 to 125	°C

DC SPECIFICATIONS

Symbol	Parameter	Test Condition				Value						Unit	
		V_I (V)	V_O (V)	$ I_{OL} $ (μ A)	V_{DD} (V)	$T_A = 25^\circ C$			$-40 \text{ to } 85^\circ C$		$-55 \text{ to } 125^\circ C$		
						Min.	Typ.	Max.	Min.	Max.	Min.	Max.	
I_L	Quiescent Current	0/5			5		0.04	5		150		150	μA
		0/10			10		0.04	10		300		300	
		0/15			15		0.04	20		600		600	
		0/18			18		0.08	100		3000		3000	
V_{OH}	High Level Output Voltage	0/5		<1	5	4.95			4.95		4.95		V
		0/10		<1	10	9.95			9.95		9.95		
		0/15		<1	15	14.95			14.95		14.95		
V_{OL}	Low Level Output Voltage	5/0		<1	5		0.05			0.05		0.05	V
		10/0		<1	10		0.05			0.05		0.05	
		15/0		<1	15		0.05			0.05		0.05	
V_{IH}	High Level Input Voltage	0.5/4.5	<1	5	3.5				3.5		3.5		V
		1/9	<1	10	7				7		7		
		1.5/13.5	<1	15	11				11		11		
V_{IL}	Low Level Input Voltage	4.5/0.5	<1	5				1.5		1.5		1.5	V
		9/1	<1	10				3		3		3	
		13.5/1.5	<1	15				4		4		4	
I_{OH}	Output Drive Current	0/5	2.5	<1	5	-1.36	-3.2		-1.1		-1.1		mA
		0/5	4.6	<1	5	-0.44	-1		-0.36		-0.36		
		0/10	9.5	<1	10	-1.1	-2.6		-0.9		-0.9		
		0/15	13.5	<1	15	-3.0	-6.8		-2.4		-2.4		
I_{OL}	Output Sink Current	0/5	0.4	<1	5	0.44	1		0.36		0.36		mA
		0/10	0.5	<1	10	1.1	2.6		0.9		0.9		
		0/15	1.5	<1	15	3.0	6.8		2.4		2.4		
I_I	Input Leakage Current	0/18	Any Input	18			$\pm 10^{-5}$	± 0.1		± 1		± 1	μA
C_I	Input Capacitance		Any Input				5	7.5					pF

The Noise Margin for both "1" and "0" level is: 1V min. with $V_{DD}=5V$, 2V min. with $V_{DD}=10V$, 2.5V min. with $V_{DD}=15V$

DYNAMIC ELECTRICAL CHARACTERISTICS ($T_{amb} = 25^\circ C$, $C_L = 50pF$, $R_L = 200K\Omega$, $t_r = t_f = 20 ns$)

Symbol	Parameter	Test Condition		Value (*)			Unit
		V_{DD} (V)		Min.	Typ.	Max.	
CLOCKED OPERATION							
t_{PLH} t_{PHL}	Propagation Delay Time	5			250	500	ns
		10			100	200	
		15			75	150	
t_{THL} t_{TLH}	Transition Time	5			100	200	ns
		10			50	100	
		15			40	80	
f_{MAX}	Maximum Clock Input Frequency	5		2	4		MHz
		10		6	12		
		15		8	16		
t_W	Clock Pulse Width	5			100	200	ns
		10			45	90	
		15			30	60	
t_r , t_f	Clock Input Rise or Fall Time	5			15		μs
		10			15		
		15			15		
t_{setup}	Data Setup Time J/K lines	5			110	220	ns
		10			40	80	
		15			30	60	
t_{setup}	Data Setup Time Parallel In Lines	5			70	140	ns
		10			25	50	
		15			20	40	
RESET OPERATION							
t_{PLH} t_{PHL}	Propagation Delay Time	5			230	460	ns
		10			100	200	
		15			80	160	
t_W	Reset Pulse Width	5			125	250	ns
		10			55	110	
		15			40	40	

(*) Typical temperature coefficient for all V_{DD} value is 0.3 %/ $^\circ C$.