




上海双岭电子有限公司


CC4034

8-STAGE STATIC BIDIRECTIONAL PARALLEL/SERIAL INPUT/OUTPUT BUS REGISTER

- BIDIRECTIONAL PARALLEL DATA INPUT
- PARALLEL OR SERIAL INPUTS/PARALLEL OUTPUTS
- ASYNCHRONOUS OR SYNCHRONOUS PARALLEL DATA LOADING
- PARALLEL DATA-INPUT ENABLE ON "A" DATA LINES (3-state output)
- DATA RECIRCULATION FOR REGISTER EXPANSION
- MULTIPACKAGE REGISTER EXPANSION
- FULLY STATIC OPERATIONAL DC-TO-5MHz (typ.) AT $V_{DD} = 10V$
- QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE
- 5V, 10V, AND 15V PARAMETRIC RATINGS
- INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE
- 100% TESTED FOR QUIESCENT CURRENT
- MEETS ALL REQUIREMENTS OF JEDEC TRANSISTOR STANDARD N°13A, "STANDARD SPECIFICATIONS FOR DESCRIPTION OF "B" SERIES CMOS DEVICES"



PIN CONNECTIONS



S - 1461

DESCRIPTION

The **CC4034** (extended temperature range) and **CC4034** (intermediate temperature range) are monolithic integrated circuits, available in 24-lead dual in-line plastic or ceramic package and plastic micro package. The **CC4034** is a static eight-stage parallel-or serial-input parallel-output register. It can be used to : 1) bidirectionally transfer parallel information between two buses ; 2) convert serial data to parallel form and direct the parallel data to either of two buses ; 3) store (recirculate) parallel data, or 4) accept parallel data from either of two buses and convert that data to serial form. Inputs that control the operations include a single-phase CLOCK (CL), A DATA ENABLE (AE), ASYNCHRONOUS/SYNCHRONOUS (A/S), A-BUS-TO-B-BUS/B-BUS-TO-A-BUS (A/B), and PARALLEL/SERIAL (P/S). Data inputs include 16 bidirectional parallel data lines of which the eight A data lines are inputs (3-state outputs) and the B data lines are outputs (inputs) depending on the signal level on the A/B input. In addition, an input for SERIAL DATA is also provided. All register stages are D-type master-slave flip-flops with separate master and slave clock


inputs generated internally to allow synchronous or asynchronous data transfer from master to slave. Isolation from external noise and the effects of loading is provided by output buffering.

PARALLEL OPERATION – A high P/S input signal allows data transfer into the register via the parallel data lines synchronously with the positive transition of the clock provided the A/S input is low. If the A/S input is high the transfer is independent of the clock. The direction of data flow is controlled by the A/B input. When this signal is high the A data lines are inputs (and B data lines are outputs); a low A/B signal reverses the direction of data flow. The AE-input is an additional feature which allows many registers to feed data to a common bus. The A DATA lines are

enabled only when this signal is high. Data storage through recirculation of data in each register stage is accomplished by making the A/B signal high and the AE signal low.

SERIAL OPERATION – A low P/S signal allows serial data to transfer into the register synchronously with the positive transition of the clock. The A/S input is internally disabled when the register is in the serial mode (asynchronous serial operation is not allowed). The serial data appears as output data on either the B lines (when A/B is high) or the A lines (when A/B is low and the AE signal is high). Register expansion can be accomplished by simply cascading CC4034 packages.

FUNCTIONAL DIAGRAM



ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Value | Unit |
|------------|---|-------------------------|--------------------|
| V_{DD}^* | Supply Voltage : | - 0.5 to + 20 | V |
| V_i | Input Voltage | - 0.5 to $V_{DD} + 0.5$ | V |
| I_i | DC Input Current (any one input) | ± 10 | mA |
| P_{tot} | Total Power Dissipation (per package) Dissipation per Output Transistor for T_{op} = Full Package-temperature Range | 200 100 | mW mW |
| T_{op} | Operating Temperature : | - 55 to + 125 | $^{\circ}\text{C}$ |
| T_{stg} | Storage Temperature | - 65 to + 150 | $^{\circ}\text{C}$ |


Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for external periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

| Symbol | Parameter | Value | Unit |
|----------|-------------------------|---------------|------|
| V_{DD} | Supply Voltage : | 3 to 18 | V |
| V_I | Input Voltage | 0 to V_{DD} | V |
| T_{op} | Operating Temperature : | - 55 to + 125 | °C |


LOGIC DIAGRAMS

STEERING LOGIC



LOGIC DIAGRAM AND TRUTH TABLE

REGISTER STAGE (1 of 8 stages)



FOR REGISTER INPUT-LEVELS AND RESULTING REGISTER OPERATION

| "A" | P/S | A/B | A/S | Operation* |
|-----|-----|-----|-----|--|
| 0 | 0 | 0 | X | Serial Mode ; Synch. Serial Data Input, "A" Parallel Data Outputs Disabled |
| 0 | 0 | 1 | X | Serial Mode ; Synch. Serial Data Input, "B" Parallel Data Output |
| 0 | 1 | 0 | 0 | Parallel Mode ; "B" Synch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled |
| 0 | 1 | 0 | 1 | Parallel Mode ; "B" Asynch. Parallel Data Inputs, "A" Parallel Data Outputs Disabled |
| 0 | 1 | 1 | 0 | Parallel Mode ; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Synch. Data Recirculation |
| 0 | 1 | 1 | 1 | Parallel Mode ; "A" Parallel Data Inputs Disabled, "B" Parallel Data Outputs, Asynch. Data Recirculation |
| 1 | 0 | 0 | X | Serial Mode ; Synch. Serial Data Input, "A" Parallel Data Output |
| 1 | 0 | 1 | X | Serial Mode ; Synch. Serial Data Input, "B" Parallel Data Output |
| 1 | 1 | 0 | 0 | Parallel Mode ; "B" Synch. Parallel Data Input, "A" Parallel Data Output |
| 1 | 1 | 0 | 1 | Parallel Mode ; "B" Asynch. Parallel Data Input, "A" Parallel Data Output |
| 1 | 1 | 1 | 0 | Parallel Mode ; "A" Synch. Parallel Data Input, "B" Parallel Data Output |
| 1 | 1 | 1 | 1 | Parallel Mode ; "A" Asynch. Parallel Data Input, "B" Parallel Data Output |

* Outputs change at positive transition of clock in the serial mode and when the A/S control inputs is "low" in the parallel mode.

TIMING DIAGRAM

